Cyclone FPGA Board

 

Jop

Cyclone Board
Nios
Acex Board
JopStick

Contact

Altera Cyclone FPGA Board

Visit JOP on the board running a tiny WebServer

Top side of the board Top side of the board
click for larger picture click for picture with legend

Features

There is a new buzz word in the FPGA scene: SOPC
Altera states: 'The combination of a low-cost structure with the abundant device resources in Cyclone devices allows implementation of complete system-on-a-programmable-chip (SOPC) solutions, ideal for high-volume applications.'

SOPC means CPU, logic and memory in one chip. But in the memory area there is still a lack in current FPGAs. There is too little main memory on chip and there is no FLASH on chip.
The on chip (fast) memory can be used as cache but it's too small for main memory. It's still neccessery to add extern memory. The new board compensates this lack with an extern three stage memory hirarchy:

  • fast asynchron memory as main memory
  • (conventional) Flash for coniguration data and application
  • (big) NAND Flash for solide state disc
  • This is combined with minimal periphery like clock, watchdog and serial driver to a module. It is compatible to Jopcore. The expansion module Baseio built for Jopcore with Ethernet connection can be used with this board.
    The board is not only useful for FPGA prototyping, but is a ready to use module for your application board. Ask for price on larger quantities.

    The size of the PCB is: 60mm x 48mm.

    The board contains:

  • Altera Cyclone EP1C6Q240 or EP1C12Q240 FPGA (see data sheet)
  • 512 KB FLASH (for FPGA configuration and program code)
  • 1 MB fast SRAM
  • up to 128 MB NAND FLASH
  • ByteBlasterMV port
  • Watchdog with LED
  • EPM7064 PLD to load FPGA from FLASH (on watchdog reset)
  • Voltage regulator (1V5)
  • Crystal clock (20 MHz) at the PLL input (up to 640 MHz internal)
  • Serial interface (MAX3232)
  • 56 general purpose IO pins
  • The RAM consists of two independent 16 Bit banks (with own address and control lines). Both RAM chips are on the back side of the PCB direct under the FPGA pins. The traces are very short (below 10 mm) so it is possible to use the RAMs at full speed without reflection problems. The two banks can be combined to form 32 Bit RAM or support two independent CPU cores (like JOP or NIOS ).

    Documentation for the Cyclone FPGA is available at: Altera Literature: Cyclone Devices. The data sheets for the components on the board can be found here.

    Schematic:

    cyc.pdf

    PCB library

    Jopcore.lbr the symbol and part in EAGLE format to be used for your board. EAGLE is a nice PCB layout software with a freeware version for small boards.

    Add ons:

    There are two expansion boards available:

    Baseio Baseio with Ethernet, digital IO and analog input.
    Simpexp Simpexp with prototyping area.
    SD-Card Double SD Card connector for Baseio (schematic).
    power supply ByteBlasterMV Clone.
    power supply UsbBlaster Clone.
    power supply Power supply for Europe.
    power supply Power supply international.

    Price List

    Product Code Description Price       
    CYCUSEDCyclone EP1C6 used, 1 MB SRAM, 512 KB Flash, no NAND FlashEUR 99.00
    CYC1M32MCyclone EP1C6, 1 MB SRAM, 512 KB Flash, 32 MB NAND FlashEUR 199.00
    BASEIOBaseio Expansion BoardEUR 179.00
    SDCARDDouble SD Card connectorEUR 39.00
    SIMPEXPSimpexp Expansion BoardEUR 29.00
    BYTEBMVByteBlasterMV CloneEUR 29.00
    USBBLASTUsbBlaster CloneEUR 49.00
    PSEURPower Supply EuropeEUR 29.00
    PSINTPower Supply InternationalEUR 25.00
    JOPLICJOP Licence FeeEUR 30.00

    Place an order for the Cyclone board

    There are three ways how You can order a board:
  • Use the buttons in the price list to pay via PayPal (credit card possible)
  • Ask for an individual payment method: martin@jopdesign.com
  • Order a board at Trenz electronic
  • Getting started

    A small introduction to load a simple design to the Cyclone board can be found here: hello_world.pdf
    A detailed description how to compile JOP and program the configuration flash: Getting Started
    A ready to use NIOS configuration and a description how to get it up running: Nios
    The Cycore pin assignment as CSV file: cycore.csv

    Copyright © 2000-2005, DI Martin Schoeberl